link betwen signal vhdl bench and entity (quartus2&modelsim)

Joined
Mar 5, 2007
Messages
19
Reaction score
0
Hello,

i have two vhdl prog
FIFO(RTL)
entity2(arch2)

I see these programs in project windows of quartus 2.

i have another prog bench in vhdl
this vhdl bench is aimed by quartus in tool-simulation-bench
The software simulation is modelsim altera

when can i make a link betwen the signal (vhdl bench )
and the in/out of entitys

In bench vhdl i try :
LED_FIFO : FIFO use entity work.FIFO(RTL);
HED_FIFO : FIFO use entity work.FIFO(RTL);
LED_fifo: map(
link
in/out=>signal
)

quartus don't find component FIFO.

Please help.
Thanks
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

No members online now.

Forum statistics

Threads
473,744
Messages
2,569,484
Members
44,903
Latest member
orderPeak8CBDGummies

Latest Threads

Top