Loosen timing on a net (xilinx)

Discussion in 'VHDL' started by rodentje, Mar 21, 2011.

  1. rodentje

    rodentje

    Joined:
    Mar 21, 2011
    Messages:
    1
    Hi,

    I have a reset pulse "reset_clk1" generated on clock "clk1" which is held high for at least 16 clock cycles after a reset condition has occurred.

    This reset also resets a FIFO which is used to cross clock domains from clock domain "clk2" to "clk1".

    I want to loosen the timing from net "reset_clk1" to the resetting of the FIFO and some other nets (the FIFO is generated using coregen and has an asynchronous reset).

    I don't want to do this using a timing ignore (TIG), but I want to specify how much margin can be taken.

    How should I do this ?

    Best regards,
    RoDeNtJe
     
    rodentje, Mar 21, 2011
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. guille
    Replies:
    0
    Views:
    575
    guille
    Dec 19, 2003
  2. Steven
    Replies:
    0
    Views:
    998
    Steven
    Sep 9, 2004
  3. prakash

    Xilinx-DCM Timing warning

    prakash, Apr 10, 2006, in forum: VHDL
    Replies:
    0
    Views:
    3,531
    prakash
    Apr 10, 2006
  4. uvbaz
    Replies:
    2
    Views:
    1,103
    uvbaz
    Oct 27, 2006
  5. Thunder
    Replies:
    2
    Views:
    726
Loading...

Share This Page