Maximum combinational path delay

Discussion in 'VHDL' started by samehsh, Jun 21, 2008.

  1. samehsh

    samehsh

    Joined:
    Jun 8, 2008
    Messages:
    7
    I have an combinational circuit will running in ISE Xilinx i get these result does Maximum combinational path delay mean circuit time complixity or i must compute it by another way....



    TIMING REPORT

    NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
    FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
    GENERATED AFTER PLACE-and-ROUTE.


    Clock Information:
    ------------------
    No clock signals found in this design

    Asynchronous Control Signals Information:
    ----------------------------------------
    No asynchronous control signals found in this design

    Timing Summary:
    ---------------
    Speed Grade: -8

    Minimum period: No path found
    Minimum input arrival time before clock: No path found
    Maximum output required time after clock: No path found
    Maximum combinational path delay: 27.429ns
    samehsh, Jun 21, 2008
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. ALuPin

    Combinational Loop?

    ALuPin, Aug 30, 2004, in forum: VHDL
    Replies:
    5
    Views:
    6,853
    Ken Smith
    Aug 31, 2004
  2. GuitarNerd
    Replies:
    8
    Views:
    3,778
    Andy Peters
    May 19, 2005
  3. Taras_96
    Replies:
    2
    Views:
    942
    Taras_96
    Aug 22, 2005
  4. sanborne
    Replies:
    5
    Views:
    2,009
  5. phanhuyich
    Replies:
    4
    Views:
    268
Loading...

Share This Page