MISC CPU Design

Discussion in 'VHDL' started by jacko, Aug 21, 2006.

  1. jacko

    jacko Guest

    hi

    currently putting together misc cpu design. i'm doing the docs first,
    but would like advice on vhdl tools and asic tools which would be
    appropriate.

    http://indi.joox.net

    cheers
    jacko, Aug 21, 2006
    #1
    1. Advertising

  2. jacko

    jacko Guest

    jacko wrote:
    > hi
    >
    > currently putting together misc cpu design. i'm doing the docs first,
    > but would like advice on vhdl tools and asic tools which would be
    > appropriate.
    >
    > http://indi.joox.net
    >
    > cheers


    BSD licence fpga design files to download. 16 bit chip no ram or rom is
    about 24 blue blocks on a cyclone II with plenty of free gates.

    needs verification.

    cheers.
    jacko, Aug 25, 2006
    #2
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. F C
    Replies:
    0
    Views:
    606
  2. sun.misc

    , May 28, 2004, in forum: Java
    Replies:
    1
    Views:
    485
  3. .
    Replies:
    0
    Views:
    544
  4. pavunkumar

    How , system cpu and user cpu times calculates

    pavunkumar, Feb 27, 2009, in forum: C Programming
    Replies:
    1
    Views:
    336
  5. AaronNGray

    Design Mode implementation, misc problems

    AaronNGray, Dec 24, 2009, in forum: Javascript
    Replies:
    2
    Views:
    131
    AaronNGray
    Dec 24, 2009
Loading...

Share This Page