ModelSim Verilog problem with simple simulation

Joined
Sep 24, 2006
Messages
3
Reaction score
0
Hi

I'm trying to do the simplest of things - to run the counter.v and tcounter.v simulation and create a waveform. However once compiled, I have no objects hence nothing that can be added to the waveform. I get no errors at all, just no objects after I compile. I see the two files under my library, I can click ont he testbench file and it opens in SIM but objects window is just empty. Attempting to add to waveform casues error - no objects found?

The funny thing is that if I compile the exact same design and testbench but use the vhdl versions, then I do have objects available to add to a waveform.

What gives? Are the Verilog examples counter.v and tcounter.v screwed? They came from the original distribution and most of all - I get to compile them with no errors?

Thanks
~B
 
Joined
May 4, 2007
Messages
49
Reaction score
0
bbiandov,

It sounds like you don't have the Verilog license, only the VHDL. Modelsim will allow you to compile any type of code(VHDL or Verilog) but you must purchase the Verilog simulator license if you want to see the signals. I hope you've got a couple thousand spare dollars for it. Check out Aldec Active-HDL for a better mixed mode simulator than Modelsim. ($5000 for mixed language mode).

Scott
 
Joined
Sep 24, 2006
Messages
3
Reaction score
0
Found the problem - disable optimization. Then all objects show up..

VoptFlow = 0 in modelsim.ini

~B
 
Last edited:

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

No members online now.

Forum statistics

Threads
473,744
Messages
2,569,483
Members
44,903
Latest member
orderPeak8CBDGummies

Latest Threads

Top