Multiplier synthesis on vhdl

Discussion in 'VHDL' started by zenerz, May 25, 2008.

  1. zenerz

    zenerz

    Joined:
    May 25, 2008
    Messages:
    1
    Hello!

    Got a huge problem with a design. Im working on a project with a spartan 3 3s200ft256 and this fpga has 12 multipliers of 18x18. Well the question is all about this line of code...
    Img_addr<= std_logic_vector(Img_size_x * std_logic_vector(to_unsigned( j+ n, 8 ))+m + k -1);

    img_size_x is std_logic_vector, j, n, m, k are integer variables on a process.
    (8 bits slv * 8 bits slv)

    Does this sentence infers one multiplier on synthesis?. The functional model is ok, but dunno if im going to find error on synthesis. I read somewhere that Leonardo modgen automatically recognizes the operator * and infers and synthetises the multiplier.
    Does Leonardo Spectrum do the "trick" or i have to declare the multiplier and instantiate it?

    Please, help me out
     
    Last edited: May 26, 2008
    zenerz, May 25, 2008
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. walala
    Replies:
    4
    Views:
    2,171
    Ralf Hildebrandt
    Sep 8, 2003
  2. walala
    Replies:
    4
    Views:
    1,266
    Technology Consultant
    Sep 9, 2003
  3. Markus Fuchs

    4527 (bcd rate multiplier) vhdl code

    Markus Fuchs, Sep 17, 2003, in forum: VHDL
    Replies:
    0
    Views:
    1,293
    Markus Fuchs
    Sep 17, 2003
  4. Viswan
    Replies:
    9
    Views:
    12,169
    Ray Andraka
    Feb 11, 2004
  5. chi_rulez

    VHDL code for multiplier

    chi_rulez, Aug 21, 2004, in forum: VHDL
    Replies:
    7
    Views:
    20,740
    VHDLCoder
    Oct 17, 2011
Loading...

Share This Page