No Transmission Gate in Standard Cell Library

Discussion in 'VHDL' started by Henning Bahr, Aug 18, 2003.

  1. Henning Bahr

    Henning Bahr Guest

    Hi all,

    I can't find any Transmission Gates in my ASIC standard cell library.
    Is that common? If it's common, why aren't they included?

    Cheers,
    Henning
     
    Henning Bahr, Aug 18, 2003
    #1
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Oliver Brausch
    Replies:
    0
    Views:
    515
    Oliver Brausch
    Sep 24, 2003
  2. steve.leach

    How standard is the standard library?

    steve.leach, Apr 18, 2005, in forum: Python
    Replies:
    1
    Views:
    558
    Christos TZOTZIOY Georgiou
    Apr 18, 2005
  3. funkyj
    Replies:
    5
    Views:
    1,455
    funkyj
    Jan 20, 2006
  4. Carmen Sei
    Replies:
    4
    Views:
    1,436
    James Kanze
    Mar 5, 2008
  5. defn noob
    Replies:
    1
    Views:
    615
    Mark Space
    Jun 28, 2008
  6. Michael Crute
    Replies:
    0
    Views:
    628
    Michael Crute
    Jun 14, 2010
  7. Intransition
    Replies:
    1
    Views:
    159
    Brian Candler
    Jul 13, 2010
  8. Emanuel Berg
    Replies:
    2
    Views:
    1,071
    Emanuel Berg
    Aug 30, 2013
Loading...