optimization of vhdl code

Discussion in 'VHDL' started by ashu, May 24, 2006.

  1. ashu

    ashu Guest

    hi,

    i m facing a problem in optimizing my vhdl code , is it possible to
    latch a value within a process or is their any way to pass value
    between seprate process without having latency.. what i m trying to do
    is to increase the max. freq. of my code for which i used seprate
    process but it naturally increasse the latency........n in a single
    process its giving to much of delay.....i m using quartus & yes mainly
    i m using only shift , add oprations in place of div. & mul.

    is their anybody who plz can help me.........

    thanks

    ashwani anand
    ashu, May 24, 2006
    #1
    1. Advertising

  2. ashu wrote:

    > i m facing a problem in optimizing my vhdl code


    post your code.

    -- Mike Treseler
    Mike Treseler, May 24, 2006
    #2
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. ashu

    optimization of vhdl code

    ashu, May 8, 2006, in forum: VHDL
    Replies:
    5
    Views:
    3,995
  2. ashu
    Replies:
    5
    Views:
    1,184
    umerarain
    May 16, 2006
  3. joshc
    Replies:
    14
    Views:
    762
    Keith Thompson
    Jan 14, 2005
  4. afd
    Replies:
    1
    Views:
    8,237
    Colin Paul Gloster
    Mar 23, 2007
  5. Ravikiran

    Zero Optimization and Sign Optimization???

    Ravikiran, Nov 17, 2008, in forum: C Programming
    Replies:
    22
    Views:
    831
    Thad Smith
    Nov 24, 2008
Loading...

Share This Page