Or'ing output from conditionally generated instances

B

Brandon

I have a set of generated instances and I'd like to OR all their ports
of type std_logic. The structures are generated according to a
parameter, so I can't manually write out the logic equation, which
would be quite tedious anyways. How could I go about doing this?

I think that it's probably possible to use a for loop and do an OR
accumulation. I've compiled the following successfully:

<SNIP>
architecture rtl_ar of myentity is
-- array of std_logic:
signal mac_douten : ARRAYOFSTDL_T(CONSTANT_C downto 0);
..
..
..
comb_proc: process (...,mac_douten)
variable douten_oraccum : std_logic;

begin
 
D

Duane Clark

Brandon said:
I have a set of generated instances and I'd like to OR all their ports
of type std_logic. The structures are generated according to a
parameter, so I can't manually write out the logic equation, which
would be quite tedious anyways. How could I go about doing this?

I think that it's probably possible to use a for loop and do an OR
accumulation. I've compiled the following successfully:

<SNIP>

Yep, that works fine. I have used that exact technique before. The
synthesis tool I have used handled it just fine.
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

Forum statistics

Threads
473,744
Messages
2,569,482
Members
44,901
Latest member
Noble71S45

Latest Threads

Top