While I know it's slightly off topic - does anyone on this group know
of a (preferably free ware) tool that will take a PAL binary or hex
image and draw the logic diagram for it?
I don't; but I suspect that such a thing might not be very
useful, since PALs (and friends) have very wide AND functions
in their sum-of-products logic, and such things usually don't
make a lot of sense as a schematic or logic diagram.
It is not outrageously difficult to reverse-engineer the
logic *equations* from the fuse map, but again I'm not
aware of any tools that do that. In the distant past
I've done it by hand, but only when desperate.
It's probably worth trying to find copies of the ancient
DOS-based tools - PLPL, PALASM, CUPL, and so on. They
typically had a bunch of utility programs in them to do
such things. I just looked around at my very rusty
installations of PLPL and CUPL, and found nothing
specific I'm afraid.
The JEDEC fuse files are plain-text and can reasonably
easily be matched-up with a device's fuse map.
--
Jonathan Bromley, Consultant
DOULOS - Developing Design Know-how
VHDL * Verilog * SystemC * e * Perl * Tcl/Tk * Project Services
Doulos Ltd., 22 Market Place, Ringwood, BH24 1AW, UK
(e-mail address removed)
http://www.MYCOMPANY.com
The contents of this message may contain personal views which
are not the views of Doulos Ltd., unless specifically stated.
