Parser to convert a state machine written in VHDL to .dot format readable by graphviz

Discussion in 'VHDL' started by reuven, Jul 27, 2006.

  1. reuven

    reuven Guest

    Hi,

    Does anyone know of a parser that can convert a state machine written
    in VHDL to the .dot format ?
    reuven, Jul 27, 2006
    #1
    1. Advertising

  2. Re: Parser to convert a state machine written in VHDL to .dot formatreadable by graphviz

    reuven wrote:

    > Does anyone know of a parser that can convert a state machine written
    > in VHDL to the .dot format ?


    Might be an interesting project.
    However, the quartus state machine viewer
    has already solved this problem.
    It picks state machines out of vhdl or verilog
    code and can print them like this:

    http://home.comcast.net/~mike_treseler/pseudo_states.pdf

    -- Mike Treseler
    Mike Treseler, Jul 27, 2006
    #2
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Samuël van Laere

    To dot or not to dot?

    Samuël van Laere, Oct 16, 2003, in forum: HTML
    Replies:
    8
    Views:
    407
    Samuël van Laere
    Oct 16, 2003
  2. Replies:
    5
    Views:
    1,387
  3. Jaco Naude
    Replies:
    2
    Views:
    438
    Jaco Naude
    Mar 19, 2009
  4. Ulf Meinhardt
    Replies:
    0
    Views:
    479
    Ulf Meinhardt
    Sep 13, 2009
  5. Replies:
    6
    Views:
    218
    Thomas 'PointedEars' Lahn
    Dec 12, 2005
Loading...

Share This Page