Please help me in registerfile vhdl program

Joined
Oct 2, 2006
Messages
1
Reaction score
0
Hi everybody,
I am quite new to VHDL and I have some questions. I am trying to

Develop VHDL code (behavioural mode only) for a Register File with 256 locations, each location can hold 8 Bytes. Initialize all the locations with "0" and test for writing(reading) to(from) it at least 5 times.

Write/read time equals 1 clk cycle

If it is not possible to give full length solution, Atleast post brief idea
 
Last edited:

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

No members online now.

Forum statistics

Threads
473,744
Messages
2,569,482
Members
44,901
Latest member
Noble71S45

Latest Threads

Top