Problem with clock

Joined
Feb 12, 2009
Messages
4
Reaction score
0
Hello,

I'm working VHDL project. the problem is that the FPGA Frequency is not sufficient (Delay problem) so the solution is either:
-3 Prallel instrunction for each clock edge ==> complexity*3
-divide the clock by 3 ==> same complexity.

i think that the second solution is better but the problem is this suitable for the FPGA and is there any limit when dividing the clock?

Thanks for Help,
Aymen
ODCOM Technologies
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

No members online now.

Forum statistics

Threads
473,744
Messages
2,569,484
Members
44,903
Latest member
orderPeak8CBDGummies

Latest Threads

Top