Re: 3state/gate-based MUXes

Discussion in 'VHDL' started by Mike Treseler, Aug 4, 2009.

  1. Sleep Mode wrote:

    > Synthesis results indicate that the area and power of the 3states is
    > almost double that of the MUXes.


    Maybe tri-state buffers are large.
    I would only expect power savings if there were an OFF state
    that got used.

    Good luck.

    -- Mike Treseler
    Mike Treseler, Aug 4, 2009
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Henning Bahr
    Replies:
    0
    Views:
    1,527
    Henning Bahr
    Aug 18, 2003
  2. Simon S.  IBM
    Replies:
    3
    Views:
    3,586
    B. Joshua Rosen
    Feb 21, 2004
  3. Laurent Gauch

    VHDL gate level from Xilinx XST

    Laurent Gauch, Sep 22, 2004, in forum: VHDL
    Replies:
    0
    Views:
    721
    Laurent Gauch
    Sep 22, 2004
  4. Petr Prikryl
    Replies:
    1
    Views:
    410
    Franz Steinhaeusler
    Oct 19, 2005
  5. Paul Uiterlinden

    Re: 3state/gate-based MUXes

    Paul Uiterlinden, Aug 4, 2009, in forum: VHDL
    Replies:
    0
    Views:
    456
    Paul Uiterlinden
    Aug 4, 2009
Loading...

Share This Page