Re: Conversion of sequential time-sensitive algorithm to VHDL

Discussion in 'VHDL' started by Oliver Mattos, Feb 4, 2011.

  1. Yes - unfortunately stabilizability is a requirement...

    good plan otherwise though - certainly a minimal effort solution, and thats good :)
     
    Oliver Mattos, Feb 4, 2011
    #1
    1. Advertisements

  2. Oliver Mattos

    Dal Guest

    Is the sequence always the same or does can a host change the sequence
    of events?

    On Feb 5, 5:21 am, Oliver Mattos <> wrote:
    > Yes - unfortunately stabilizability is a requirement...
    >
    > good plan otherwise though - certainly a minimal effort solution, and thats good :)
     
    Dal, Feb 5, 2011
    #2
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Bruce W.1
    Replies:
    2
    Views:
    443
    Bruce W.1
    Feb 7, 2004
  2. flamesrock
    Replies:
    8
    Views:
    808
    Hendrik van Rooyen
    Nov 24, 2006
  3. afd
    Replies:
    1
    Views:
    10,054
    Colin Paul Gloster
    Mar 23, 2007
  4. GomoX
    Replies:
    19
    Views:
    1,937
  5. JSreeniv

    vhdl testbench sequential

    JSreeniv, Nov 15, 2009, in forum: VHDL
    Replies:
    4
    Views:
    2,630
    JimLewis
    Nov 17, 2009
  6. Jonathan Ross
    Replies:
    0
    Views:
    1,369
    Jonathan Ross
    Oct 7, 2010
  7. Oliver Mattos
    Replies:
    6
    Views:
    1,958
    Kellyng91
    Apr 5, 2011
  8. Oliver Mattos
    Replies:
    8
    Views:
    1,332
    rickman
    Feb 12, 2011
Loading...