Re: From vhdl to verilog

Discussion in 'VHDL' started by Vince, Dec 14, 2008.

  1. Vince

    Vince Guest

    mattia a écrit:
    > Sorry, I don't want to be ot, but I need to translate this peace of code
    > from vhdl to verilog, can you help me?


    Why?

    --
    Vince
     
    Vince, Dec 14, 2008
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. walala
    Replies:
    0
    Views:
    8,809
    walala
    Aug 1, 2003
  2. walala
    Replies:
    3
    Views:
    5,706
    walala
    Aug 30, 2003
  3. shumon
    Replies:
    1
    Views:
    11,843
    Jim Wu
    Sep 24, 2003
  4. Elf

    Verilog/VHDL Simulation

    Elf, Oct 10, 2003, in forum: VHDL
    Replies:
    1
    Views:
    705
    Mike Treseler
    Oct 10, 2003
  5. afd
    Replies:
    1
    Views:
    8,493
    Colin Paul Gloster
    Mar 23, 2007
Loading...

Share This Page