Re: Modelsim PE vs. Aldec Active-HDL (PE)

Discussion in 'VHDL' started by Raymund Hofmann, Mar 4, 2010.

  1. On 3 Mrz., 14:02, "Pete Fraser" <> wrote:
    > Any thoughts as to the relative merits of Modelsim PE and
    > Active-HDL (PE) for FPGA simulation?


    What about Systemverilog support?

    To my last evaluation Aldec still lags considerably behind Mentor and
    thus wasn't a option to me.
    Raymund Hofmann, Mar 4, 2010
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. POLUX

    Active-hdl

    POLUX, Dec 18, 2003, in forum: VHDL
    Replies:
    0
    Views:
    585
    POLUX
    Dec 18, 2003
  2. Andy Peters

    ModelSim vs Aldec -- odd difference

    Andy Peters, Sep 4, 2009, in forum: VHDL
    Replies:
    9
    Views:
    1,504
    Andy Peters
    Oct 5, 2009
  3. rickman
    Replies:
    0
    Views:
    510
    rickman
    Mar 3, 2010
  4. Dave
    Replies:
    0
    Views:
    585
  5. d_s_klein
    Replies:
    30
    Views:
    3,973
    Anssi Saari
    Apr 5, 2010
Loading...

Share This Page