Re: random numbers

Discussion in 'VHDL' started by Andy, Aug 13, 2013.

  1. Andy

    Andy Guest

    On Monday, September 16, 2002 10:55:02 AM UTC-5, itsme wrote:
    > Hi,I like to write a techbench whichuses random numbers for
    > input data to test my hardware.Does VHDL has a built in
    > random number generator? Is there any library?


    Peter,

    There is a new vhdl library called Open Source VHDL Verification Methodology availabe at OSVVM.org, along with user guides, and a support blog & forum..

    The library provides mechanisms (protected type function/procedure calls) for constrained random stimulus generation, and functional coverage management. You can even use the coverage management to directly control the randomization constraints in the stimulus generation if desired. It is a great alternative to SystemVerilog UVM.

    OSVVM is written and supported by Jim Lewis of Synthworks, who is a frequent poster here, and an ardent supporter of VHDL.

    Andy
    Andy, Aug 13, 2013
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. globalrev
    Replies:
    4
    Views:
    746
    Gabriel Genellina
    Apr 20, 2008
  2. Alex Untitled
    Replies:
    11
    Views:
    651
    Giampiero Zanchi
    Nov 16, 2009
  3. PerlFAQ Server

    FAQ 4.10 Why aren't my random numbers random?

    PerlFAQ Server, Feb 12, 2011, in forum: Perl Misc
    Replies:
    0
    Views:
    211
    PerlFAQ Server
    Feb 12, 2011
  4. PerlFAQ Server

    FAQ 4.10 Why aren't my random numbers random?

    PerlFAQ Server, Apr 27, 2011, in forum: Perl Misc
    Replies:
    0
    Views:
    244
    PerlFAQ Server
    Apr 27, 2011
  5. VK
    Replies:
    15
    Views:
    1,130
    Dr J R Stockton
    May 2, 2010
Loading...

Share This Page