Re: re: "Writing Makefiles for VHDL models" by Janick Bergeron

Discussion in 'VHDL' started by nemgreen@gmail.com, Jul 19, 2011.

  1. Guest

    ModelSim and Questa have the vmake command to build a makefile from a compiled library:

    vmake
    The vmake utility allows you to use a UNIX or Windows MAKE program to maintain individual libraries. You run vmake on a compiled design library. This utility operates on multiple source files per design unit; it supports Verilog include files as well as Verilog and VHDL PSL vunit files.
    , Jul 19, 2011
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Alessandro Basili
    Replies:
    22
    Views:
    3,321
    Paul Uiterlinden
    Aug 25, 2011
Loading...

Share This Page