Schematic Problem

Discussion in 'VHDL' started by Purnank, Apr 5, 2004.

  1. Purnank

    Purnank Guest

    What is the best available tool for Schemetic editing of VHDL.

    My actual planning is to interconnect the blocks(Entitities) Togather.
    and generate a good Graphical interpretation to have my logic easily
    understandable by my fellow friends.

    I am not interested in visualising schmatic of Logic gates within the
    Entity. But the interconnects between different entities.

    I structured my project in very small entitities, and today i am
    finding it diffucult to explain the interconnects to friends. I hope
    if i get proper tool it would be easy to expalin the project details.
     
    Purnank, Apr 5, 2004
    #1
    1. Advertising

  2. Purnank

    jussi l Guest

    Atleast Mentor's Renoir used to do the job, but I guess there are many alike
    around these days. Many simulation programs (Aldec's active-HDL for one) has
    a block editor included...

    regrads,
    juza

    "Purnank" <> wrote in message
    news:...
    > What is the best available tool for Schemetic editing of VHDL.
    >
    > My actual planning is to interconnect the blocks(Entitities) Togather.
    > and generate a good Graphical interpretation to have my logic easily
    > understandable by my fellow friends.
    >
    > I am not interested in visualising schmatic of Logic gates within the
    > Entity. But the interconnects between different entities.
    >
    > I structured my project in very small entitities, and today i am
    > finding it diffucult to explain the interconnects to friends. I hope
    > if i get proper tool it would be easy to expalin the project details.
     
    jussi l, Apr 7, 2004
    #2
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Michael Dunbar

    Actel Desktop Schematic Viewer

    Michael Dunbar, Sep 16, 2003, in forum: VHDL
    Replies:
    0
    Views:
    677
    Michael Dunbar
    Sep 16, 2003
  2. pigeglad

    VHDL code to schematic generator

    pigeglad, Nov 5, 2003, in forum: VHDL
    Replies:
    6
    Views:
    5,651
    Mark van de Belt
    Nov 20, 2003
  3. Sleep Mode

    Xilinx ISE schematic design

    Sleep Mode, May 4, 2004, in forum: VHDL
    Replies:
    0
    Views:
    1,844
    Sleep Mode
    May 4, 2004
  4. AndyAtHome
    Replies:
    1
    Views:
    610
    AndyAtHome
    May 25, 2004
  5. fabicenn

    Schematic Problem (Beginner)

    fabicenn, Jul 3, 2006, in forum: VHDL
    Replies:
    0
    Views:
    533
    fabicenn
    Jul 3, 2006
Loading...

Share This Page