Signal Conditional Assignment ?

Joined
Nov 14, 2008
Messages
3
Reaction score
0
Can anyone help with explaining how the statement below works? I'm confused as to why you AND data_out?

Statement in question
-------------------------
read_mux_out <= A_REP(to_std_logic((((std_logic_vector'("000000000 000000000000000000000") & (address)) = std_logic_vector'("00000000000000000000000000000000")))), 13) AND data_out;

Thanks for any help
Guy
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

No members online now.

Forum statistics

Threads
473,744
Messages
2,569,484
Members
44,903
Latest member
orderPeak8CBDGummies

Latest Threads

Top