simple vhdl alarm clock

Discussion in 'VHDL' started by naqiboy, May 2, 2008.

  1. naqiboy

    naqiboy

    Joined:
    Apr 13, 2008
    Messages:
    10
    Likes Received:
    0
    Hi guys
    I finally finished my full clock in vhdl. Im trying to integrate a simple alarm system....I will use the push buttons to setup the set time for the alarm. I dont think that will be too difficult. The hard part is the sound. How do i generate it? I want maybe something simple at a particular time...if you can provide a nit-bit of something to give me a good idea, ill appreciate a ton!:driver:
     
    naqiboy, May 2, 2008
    #1
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Valentin Tihomirov

    Are clock and divided clock synchronous?

    Valentin Tihomirov, Oct 23, 2003, in forum: VHDL
    Replies:
    11
    Views:
    3,763
    louis lin
    Oct 28, 2003
  2. simon.stockton@baesystems.com
    Replies:
    4
    Views:
    978
    Peter Alfke
    Apr 27, 2006
  3. abhisheknag@gmail.com

    Arbitrary Clock Frequencies From Base Clock

    abhisheknag@gmail.com, Jun 19, 2006, in forum: VHDL
    Replies:
    5
    Views:
    2,716
    Ricardo
    Jun 23, 2006
  4. engabdoo1986@gmail.com

    digital+clock+with+alarm

    engabdoo1986@gmail.com, Dec 1, 2007, in forum: VHDL
    Replies:
    4
    Views:
    1,482
    Eric Smith
    Dec 2, 2007
  5. Rajiv Abraham

    Alarm Clock( )

    Rajiv Abraham, Apr 23, 2010, in forum: Ruby
    Replies:
    1
    Views:
    283
    Brian Candler
    Apr 23, 2010
  6. M Weaver

    waitpid interruped by "Alarm clock"

    M Weaver, Jul 8, 2004, in forum: Perl Misc
    Replies:
    3
    Views:
    370
    M Weaver
    Jul 10, 2004
  7. Ignoramus27279

    Timer/alarm clock module

    Ignoramus27279, Jul 29, 2005, in forum: Perl Misc
    Replies:
    3
    Views:
    290
    Tassilo v. Parseval
    Jul 30, 2005
  8. pierpaolo.bagnasco@gmail.com

    Generating a 78MHz clock from a 100MHz base clock (VHDL)

    pierpaolo.bagnasco@gmail.com, Nov 11, 2012, in forum: VHDL
    Replies:
    5
    Views:
    1,191
Loading...