Simulink / Active HDL Cosimulation

Discussion in 'VHDL' started by Patrick, Oct 29, 2004.

  1. Patrick

    Patrick Guest

    Hi everybody,

    I would like to cosimulate a VHDL part under Simulink and done the
    simulation with ActiveHDL...

    My question is : is it possible to simulate with step under 1 ns ?

    How to configure under Simulink the cosimulation ?

    Thanks
     
    Patrick, Oct 29, 2004
    #1
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. POLUX

    Active-hdl

    POLUX, Dec 18, 2003, in forum: VHDL
    Replies:
    0
    Views:
    703
    POLUX
    Dec 18, 2003
  2. Stein Kjølstad

    Active-HDL, bitmap, simulation, Tcl/Tk

    Stein Kjølstad, Feb 11, 2004, in forum: VHDL
    Replies:
    1
    Views:
    744
    valentin tihomirov
    Feb 11, 2004
  3. Patrick
    Replies:
    3
    Views:
    7,878
    mubarak.mohmed
    Oct 8, 2009
  4. RashidY

    Simulink MDL to HDL Code

    RashidY, Apr 23, 2007, in forum: VHDL
    Replies:
    0
    Views:
    1,727
    RashidY
    Apr 23, 2007
  5. vex_helix

    Verilog / Simulink Cosimulation??

    vex_helix, Oct 14, 2007, in forum: VHDL
    Replies:
    0
    Views:
    880
    vex_helix
    Oct 14, 2007
  6. mubarak.mohmed

    simulink modelsim cosimulation

    mubarak.mohmed, Oct 8, 2009, in forum: VHDL
    Replies:
    0
    Views:
    2,681
    mubarak.mohmed
    Oct 8, 2009
  7. picnanard
    Replies:
    0
    Views:
    960
    picnanard
    Jan 19, 2010
  8. Ata
    Replies:
    0
    Views:
    517
Loading...