SN54LVT8980A JTAG TAP MASTER help..

Discussion in 'VHDL' started by heynow567@yahoo.com, Mar 23, 2005.

  1. Guest

    I am currently trying to use the SN54LVT8980A JTAG TAP MASTER
    controller. I have put the chip on a logic analyzer and have found
    that I get nothing out (no TDO, no CLK when in gated mode, no TMS) when
    executing a instruction register scan or when I execute a data register
    scan. However, I do get the above mentioned signals when I execute
    either a recirculate instruction scan or a recirculate data scan.

    If anyone has used this part, a small code snippet of how to execute an
    instruction-scan or a data-scan would be greatly appreciated.


    Thank you,

    Andrew Carlisle

    Acme Packet
     
    , Mar 23, 2005
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. moe
    Replies:
    3
    Views:
    824
    Jim Wu
    Nov 16, 2003
  2. Bruce Sam
    Replies:
    9
    Views:
    3,811
    reneske
    Nov 25, 2008
  3. Calvin
    Replies:
    0
    Views:
    608
    Calvin
    Nov 23, 2005
  4. Matt Clement

    bountary scan with JTAG

    Matt Clement, Mar 6, 2006, in forum: VHDL
    Replies:
    0
    Views:
    510
    Matt Clement
    Mar 6, 2006
  5. Replies:
    1
    Views:
    3,609
    Guillaume Zin
    Jul 19, 2006
Loading...

Share This Page