SPDIF receiver

Discussion in 'VHDL' started by aravind, Oct 31, 2006.

  1. aravind

    aravind Guest

    Hi
    Im planning to design an SPDIF receiver for implementation on
    Spartan 3 FPGA , But im not sure how to go about the design,Does any
    one have ideas ?
    Thank u
     
    aravind, Oct 31, 2006
    #1
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. spiderman_astig
    Replies:
    3
    Views:
    10,129
    Ray Andraka
    Feb 6, 2004
  2. Konstantin Dols

    UART receiver

    Konstantin Dols, Dec 12, 2004, in forum: VHDL
    Replies:
    0
    Views:
    3,263
    Konstantin Dols
    Dec 12, 2004
  3. Replies:
    2
    Views:
    4,333
    Paul Ilechko
    Mar 2, 2005
  4. S
    Replies:
    22
    Views:
    1,860
    Roedy Green
    Dec 9, 2005
  5. Davmagic .Com

    OT MS releases new set top receiver

    Davmagic .Com, Oct 12, 2004, in forum: HTML
    Replies:
    14
    Views:
    811
    Leif K-Brooks
    Oct 15, 2004
  6. manatlan

    "Mail receiver server"

    manatlan, Jan 31, 2005, in forum: Python
    Replies:
    4
    Views:
    477
    manatlan
    Feb 1, 2005
  7. aravind

    SPDIF receiver

    aravind, Oct 31, 2006, in forum: VHDL
    Replies:
    2
    Views:
    1,290
    homoalteraiensis
    Nov 7, 2006
  8. Replies:
    2
    Views:
    2,944
    Eric Smith
    May 21, 2007
Loading...