SPDIF receiver

Discussion in 'VHDL' started by aravind, Oct 31, 2006.

  1. aravind

    aravind Guest

    Hi
    Im planning to design an SPDIF receiver for implementation on
    Spartan 3 FPGA , But im not sure how to go about the design,Does any
    one have ideas ?
    Thank u
    aravind, Oct 31, 2006
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. spiderman_astig
    Replies:
    3
    Views:
    9,571
    Ray Andraka
    Feb 6, 2004
  2. Konstantin Dols

    UART receiver

    Konstantin Dols, Dec 12, 2004, in forum: VHDL
    Replies:
    0
    Views:
    3,018
    Konstantin Dols
    Dec 12, 2004
  3. Replies:
    2
    Views:
    4,152
    Paul Ilechko
    Mar 2, 2005
  4. S
    Replies:
    22
    Views:
    1,641
    Roedy Green
    Dec 9, 2005
  5. aravind

    SPDIF receiver

    aravind, Oct 31, 2006, in forum: VHDL
    Replies:
    2
    Views:
    1,117
    homoalteraiensis
    Nov 7, 2006
Loading...

Share This Page