step by step loading a design into flash with nios excalibur

Discussion in 'VHDL' started by jaap de verwant slachter, Jul 1, 2003.

  1. I've been working with VHDL and an Apex EP20K200EFC484 on a Nios Excalibur board.

    Loading in a VHDL description, synthesized with quartus II goes well.
    But everytime I reset my board it is gone, so now I want to load it into the flash.

    I've searched on the internet, but I can't make heads or tails of it...

    Could someone please point me to a step-by-step guide?

    Thank you!
    jaap de verwant slachter, Jul 1, 2003
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. cruzin

    What does nios-run do?

    cruzin, Jan 15, 2004, in forum: VHDL
    Replies:
    5
    Views:
    1,590
    cruzin
    Jan 18, 2004
  2. ron proveniers

    anybody ported Jrunner to NIOS

    ron proveniers, Aug 18, 2004, in forum: VHDL
    Replies:
    0
    Views:
    659
    ron proveniers
    Aug 18, 2004
  3. Robin Mark Tucker

    Debugging - can step over, but not step into.....

    Robin Mark Tucker, Jun 1, 2006, in forum: ASP .Net
    Replies:
    1
    Views:
    766
    Robin Mark Tucker
    Jun 5, 2006
  4. Rob
    Replies:
    2
    Views:
    527
  5. evan

    nios-convert

    evan, Mar 25, 2005, in forum: C Programming
    Replies:
    2
    Views:
    452
    CBFalconer
    Mar 25, 2005
Loading...

Share This Page