synopsys DC synthesis errors

Joined
Sep 22, 2008
Messages
1
Reaction score
0
hi,

i'm currently trying to synthesize a design in Synopsys DC. the RTL codes have been verified using NCLaunch, and we're sure they are working properly. We tried simulating (using NCLaunch) after synthesis and the synthesized design seems to be outputting wrong data after a set number of clock cycles. We're sure we haven't missed any blocks in the .tcl file, and we're not getting any errors while synthesizing. Can someone give us an idea on what we can do to solve this problem?

-chinski
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

No members online now.

Forum statistics

Threads
473,744
Messages
2,569,483
Members
44,903
Latest member
orderPeak8CBDGummies

Latest Threads

Top