I recently started to learn VHDL as i needed for my project but i still do not undestand the dofference between designs for synthesis and simulation could some one please help me with this matter .
thanks for your time
Ask a Question
Want to reply to this thread or ask your own question?
You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.