hi can any tell how to writ vhdlcode
to introduce delay which is synthesizable
like
a<=b after 50 ns;
c<= d after 30 ns
Ask a Question
Want to reply to this thread or ask your own question?
You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.