Synthesizing a design with RAM.

Discussion in 'VHDL' started by Kelvin @ Singapore, Sep 9, 2003.

  1. Hi, all:

    What is the right procedure to synthesize a design with a RAM when I don't
    have a .db model for the
    RAM? I only have the datasheet and .lib file generated from a RAM-Generator
    supplied by the fab.

    I could use Library Compiler to convert .lib into .db but with a warning
    saying "LC is not enabled and
    cell functionalities are ignored". Does this .db file include the timing
    checks on the IO of the RAM or
    just a black box with no functionality and no timing?



    Best Regards,
    Kelvin
     
    Kelvin @ Singapore, Sep 9, 2003
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Robert Posey
    Replies:
    0
    Views:
    686
    Robert Posey
    Nov 26, 2003
  2. Takuon Soho
    Replies:
    5
    Views:
    731
    Charles Bailey
    Mar 9, 2005
  3. ashu
    Replies:
    1
    Views:
    479
  4. ashu
    Replies:
    2
    Views:
    628
    mysticlol
    Nov 6, 2006
  5. Xin Xiao

    Block RAM Distributed RAM

    Xin Xiao, Jan 7, 2008, in forum: VHDL
    Replies:
    8
    Views:
    1,489
    Duane Clark
    Jan 7, 2008
Loading...

Share This Page