.....Synthesizing signals

Discussion in 'VHDL' started by knight, Dec 22, 2007.

  1. knight

    knight

    Joined:
    Dec 12, 2007
    Messages:
    4
    Likes Received:
    0
    Hi... 2 questionz...

    Que 1...

    1) we declare a signal
    2) not initialising any value to it ( on reset or any other way)
    3) we are processing it in code

    will it take default any default value as per the compiler or
    will it always be in uninitialised state ( or in unknown state ) ???

    Example :-

    ...
    signal x;
    ...
    ...
    x <= x and p; ( x is not initialised any value and p is '1' )
    ...
    ...

    How this is synthesised...? and what will be the synthesis o/p ..?



    Que 2...

    ...
    signal x :std_logic := '1';
    ...
    how this is synthsized ....?



    thanks
    knight
     
    knight, Dec 22, 2007
    #1
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Kelvin @ Singapore

    Synthesizing a design with RAM.

    Kelvin @ Singapore, Sep 9, 2003, in forum: VHDL
    Replies:
    0
    Views:
    632
    Kelvin @ Singapore
    Sep 9, 2003
  2. Takuon Soho
    Replies:
    5
    Views:
    1,019
    Charles Bailey
    Mar 9, 2005
  3. Divyang M
    Replies:
    4
    Views:
    866
    Divyang M
    Aug 8, 2005
  4. sps
    Replies:
    1
    Views:
    745
    Ralf Hildebrandt
    Aug 6, 2005
  5. Novice
    Replies:
    5
    Views:
    621
    michaelst@gmail.com
    Mar 18, 2006
  6. coolsaroj@gmail.com

    Urgent Help for xilinx Synthesizing

    coolsaroj@gmail.com, Mar 16, 2006, in forum: VHDL
    Replies:
    5
    Views:
    1,656
  7. Andreas Schwarz

    Synthesizing fixed_pkg in ISE 9.2

    Andreas Schwarz, Aug 8, 2007, in forum: VHDL
    Replies:
    7
    Views:
    866
    Jonathan Bromley
    Aug 21, 2007
  8. Neha
    Replies:
    37
    Views:
    1,642
Loading...