Testing an AHB slave after synthesis

Joined
Apr 7, 2010
Messages
1
Reaction score
0
Hi people,

I develop an AHB slave with a framework. So the slave has generally one input (ahb_slv_in_type) and one output (ahb_slv_out_type). But (as most of you know) this is a wide bus, therefore after synthesis I get lots of single signals and I cannot simulate it with the framework again. Is there any way to keep these signals in one bus as it was before synthesis? I use Synplify PRO and ModelSim but I have not found in manuals anything helpful.

Any help is very appreciated.
Thanks
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

Forum statistics

Threads
473,744
Messages
2,569,482
Members
44,901
Latest member
Noble71S45

Latest Threads

Top