tetst bench

Discussion in 'VHDL' started by craigs2, Mar 29, 2006.

  1. craigs2

    craigs2

    Joined:
    Mar 16, 2006
    Messages:
    3
    Afternoon chaps, i am struggling a little to come up with a suitable test bench, i have written the code for a 12x16 RAM but not sure how to come up with the correct test bench, any ideas?

    entity RAM16x12 is
    port (address: in integer range 0 to 15;
    Data: inout std_ulogic_vector(11 downto 0);
    CS, WE, OE: in std_ulogic);
    end entity RAM16x12;

    architecture RTL of RAM16x12 is
    begin
    p0: process (address, CS, WE, OE) is
    type ram_array is array (0 to 15) of
    std_ulogic_vector(11 downto 0);
    variable mem: ram_array;
    begin
    Data <= (others => 'Z');
    if CS = '0' then
    if OE = '0' then
    Data <= mem(address);
    elsif WE = '0' then
    mem(address) := Data;
    end if;
    end if;
    end process p0;
    end architecture RTL;
     
    craigs2, Mar 29, 2006
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Joseph A. Zammit

    Xilinx test bench and user group

    Joseph A. Zammit, Feb 25, 2004, in forum: VHDL
    Replies:
    3
    Views:
    2,164
  2. Pete Fraser
    Replies:
    4
    Views:
    6,827
    Mike Treseler
    Nov 4, 2004
  3. SneakerNet

    VHDL Test Bench + Help

    SneakerNet, Jan 6, 2005, in forum: VHDL
    Replies:
    3
    Views:
    13,873
    vipinlal
    Mar 3, 2010
  4. Massimiliano Bertei

    NEWBIE TEST BENCH HELP?

    Massimiliano Bertei, Jan 19, 2005, in forum: VHDL
    Replies:
    4
    Views:
    601
    charles.elias@wpafb.af.mil
    Jan 20, 2005
  5. Teten
    Replies:
    1
    Views:
    830
    Ajeetha
    Sep 3, 2005
Loading...

Share This Page