The assign statement in verilog doesnt generate a module in design architect

Discussion in 'VHDL' started by aushitha, Apr 30, 2006.

  1. aushitha

    aushitha Guest

    Hello
    I have written a vhdl code for duplicating values.The problem is
    in Mentor Graphic Design Architect the assign statement in Verilog
    doesnt generate a schematic for my code.So I would like to know if
    anybody faced such a problem and over came it.Is there anyother
    statement in verilog which can be substituted for assign.Please let me
    know.
     
    aushitha, Apr 30, 2006
    #1
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Michael Mayer [C# MVP]
    Replies:
    2
    Views:
    3,544
    Andrew Baker
    Apr 15, 2004
  2. Replies:
    3
    Views:
    6,865
    Rob Dekker
    Jan 16, 2006
  3. Frank
    Replies:
    2
    Views:
    3,653
    Jerry Avins
    Jan 22, 2006
  4. Jerrie85

    assign statement verilog

    Jerrie85, Aug 18, 2006, in forum: VHDL
    Replies:
    0
    Views:
    1,089
    Jerrie85
    Aug 18, 2006
  5. xmlhelp
    Replies:
    9
    Views:
    605
    Joseph Kesselman
    Oct 20, 2006
  6. Replies:
    3
    Views:
    632
    alex23
    May 27, 2008
  7. Tim Slattery

    Assignment doesnt assign???

    Tim Slattery, Mar 3, 2006, in forum: ASP General
    Replies:
    7
    Views:
    281
    Roland Hall
    Mar 8, 2006
  8. Toto Toto
    Replies:
    3
    Views:
    218
    Toto Toto
    Apr 6, 2008
Loading...