The assign statement in verilog doesnt generate a module in design architect

A

aushitha

Hello
I have written a vhdl code for duplicating values.The problem is
in Mentor Graphic Design Architect the assign statement in Verilog
doesnt generate a schematic for my code.So I would like to know if
anybody faced such a problem and over came it.Is there anyother
statement in verilog which can be substituted for assign.Please let me
know.
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

Forum statistics

Threads
473,744
Messages
2,569,482
Members
44,900
Latest member
Nell636132

Latest Threads

Top