how to meet timing constraints in an FPGA
Hi, my name is Yassir Boukhriss. I have succesfully integrated a system generator design into a top level code of a digital receiver. The simulink system period is a fraction of the periods of all the blocks in the system generator design. In fact, it's the gcd of all those periods. I had to make it a fraction of those periods to meet the time constraint of the design as a whole. Now, the sample clock in the sys gen is slower by the same factor. Does anyone know if there is another way to match the periods and still meet timing constraints?
Hi, my name is Yassir Boukhriss. I have succesfully integrated a system generator design into a top level code of a digital receiver. The simulink system period is a fraction of the periods of all the blocks in the system generator design. In fact, it's the gcd of all those periods. I had to make it a fraction of those periods to meet the time constraint of the design as a whole. Now, the sample clock in the sys gen is slower by the same factor. Does anyone know if there is another way to match the periods and still meet timing constraints?
Last edited: