timing simulation spikes

Joined
Mar 10, 2008
Messages
348
Reaction score
0
A Dynamic hazard problem

This spike problem can only arise due to different delays in the "real" circuit.

You can get rid of this by moving the outval behind the rising_edge(Clk). In other words will it cost you an extra F/F in the design.

Your dealing with a moore output anyway so this shouldn't give you any delays.

Best regards
Jeppe

Your velcome

(Glad to see its possible to include code and figures)
 
Last edited:

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

Forum statistics

Threads
473,755
Messages
2,569,536
Members
45,011
Latest member
AjaUqq1950

Latest Threads

Top