to J.ram

C

chaitanyakurmala

dear ram add source or add new source
let me say i right click device and add new source and in that i
selected VHDL package.and defined the package and saved. again right
click the device and add new source and selected vhdlmodule and written
my design ( in this i called that package defined previously as use
work.adderpackage.all)will it show any error at any point of design
flow. and one more thing do i have to verify the functionality of
package or just syntax checking is enough)
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

No members online now.

Forum statistics

Threads
473,744
Messages
2,569,482
Members
44,901
Latest member
Noble71S45

Latest Threads

Top