Tool for connecting modules,download free,quick demo

Discussion in 'VHDL' started by Song, Nov 17, 2003.

  1. Song

    Song Guest

    Topweaver v2.0
    A GUI-based tool for connecting HDL modules, also called structural
    integration. You can use it in ASIC, FPGA or CPLD designs.

    FEATURES
    Extract ports from cell modules automatically
    Full mixed Verilog, Verilog 2001 and VHDL supported
    Automatically language recognition
    Connect ports in graph interface
    Great visual aid while connecting
    Smart Link technology enable you to connect ports automatically
    Bus combination and inout construction
    Generate Verilog/VHDL connection module automatically
    Output detailed module summary in HTML format
    Output formatted file list
    DelayGen
    ...

    Homepage: http://www.topweaver.com
    Download: http://www.topweaver.com/download.htm
    Quick Demo: http://www.topweaver.com/demo.htm

    Topweaver.com
     
    Song, Nov 17, 2003
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Moore
    Replies:
    0
    Views:
    5,139
    Moore
    Nov 7, 2003
  2. Replies:
    5
    Views:
    408
    Oliver Wong
    Jun 20, 2006
  3. F. GEIGER
    Replies:
    9
    Views:
    1,241
    F. GEIGER
    May 3, 2004
  4. Andy Leszczynski

    wxPython demo /Process does not open new demo

    Andy Leszczynski, Feb 18, 2005, in forum: Python
    Replies:
    1
    Views:
    655
    Andy Leszczynski
    Feb 18, 2005
  5. Replies:
    0
    Views:
    575
Loading...

Share This Page