UCF file for virtex 5

Discussion in 'VHDL' started by dhoomketu, May 23, 2009.

  1. dhoomketu

    dhoomketu

    Joined:
    May 23, 2009
    Messages:
    1
    Hello,

    I have synthesized my design and now i want to write ucf file but i don't know how to assign proper pin number to make UCF file.

    Thanx in advance
    dhoomketu, May 23, 2009
    #1
    1. Advertising

  2. dhoomketu

    JohnDuq

    Joined:
    Dec 9, 2008
    Messages:
    88
    If you are using Xilinx ISE the UCF file is defined in the Processes window

    - User Constraints
    -- Assign Package Pins

    This opens up Xilinx PACE where it lets you define the pinout. After you run this the first time minor pinout changes can be made directly in the .UCF file.
    JohnDuq, May 29, 2009
    #2
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Jack Stone
    Replies:
    1
    Views:
    1,237
    Symon
    Jul 25, 2003
  2. Vitaliy
    Replies:
    0
    Views:
    448
    Vitaliy
    Dec 8, 2006
  3. Vitaliy
    Replies:
    2
    Views:
    1,907
    Matthew Hicks
    Dec 8, 2006
  4. Himalaya

    file read in Virtex II board

    Himalaya, Mar 20, 2007, in forum: VHDL
    Replies:
    0
    Views:
    457
    Himalaya
    Mar 20, 2007
  5. vx100miles

    example ucf file required

    vx100miles, Oct 26, 2008, in forum: VHDL
    Replies:
    0
    Views:
    924
    vx100miles
    Oct 26, 2008
Loading...

Share This Page