Unsigned subtraction

Discussion in 'VHDL' started by andrew_ross, Nov 6, 2008.

  1. andrew_ross

    andrew_ross

    Joined:
    Nov 6, 2008
    Messages:
    6
    Hi guys..
    I have to use a carry look ahead adder component (32bit), to implement a module able to perform addition (both signed and unsigned) , subtraction(signed and unsigned).
    The only issue is the unsigned subtraction...how do I can do it? (in signed case I convert the number to 2's complement)..
    thanks in advance..

    andrew r.
     
    andrew_ross, Nov 6, 2008
    #1
    1. Advertising

  2. andrew_ross

    jeppe

    Joined:
    Mar 10, 2008
    Messages:
    348
    Location:
    Denmark
    jeppe, Nov 6, 2008
    #2
    1. Advertising

  3. andrew_ross

    andrew_ross

    Joined:
    Nov 6, 2008
    Messages:
    6
    Thanks a lot..I'll try right right now..
     
    andrew_ross, Nov 6, 2008
    #3
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Timo Freiberger
    Replies:
    3
    Views:
    955
    Bob Hairgrove
    Oct 30, 2004
  2. George Marsaglia

    Assigning unsigned long to unsigned long long

    George Marsaglia, Jul 8, 2003, in forum: C Programming
    Replies:
    1
    Views:
    684
    Eric Sosman
    Jul 8, 2003
  3. Andy
    Replies:
    34
    Views:
    1,376
    Kelsey Bjarnason
    Jan 1, 2004
  4. ashtonn@gmail.com

    unsigned long to unsigned char

    ashtonn@gmail.com, Jun 1, 2005, in forum: Python
    Replies:
    1
    Views:
    454
    Diez B. Roggisch
    Jun 1, 2005
  5. pozz
    Replies:
    12
    Views:
    746
    Tim Rentsch
    Mar 20, 2011
Loading...

Share This Page