Unsupported clock statement error !!!

Joined
Jul 5, 2012
Messages
4
Reaction score
0
hi ... in the specified line"state <= recv_data; ----------------------------------------------", iam getting unsupported clock statement error while synthesizing the code.. simulation worked well but this error is shown during synthesis. plz help as im not able to figure out why ..

process(b_clkx:cool:
begin
if((rising_edge(b_clkx:cool:) and (state = idle) and (rxd_data = '0') ) then
state <= start_detected;
elsif((rising_edge(b_clkx:cool:) and (state = start_detected)
and (rxd_data = '0') and (ct1 = 3)) then
state <= recv_data; ----------------------------------------------
elsif(((rising_edge(b_clkx:cool:) and (rxd_data = '1')
and (ct1=0) and (ct2=0)) or((state = recv_data)
and (ct1 = 7) and (ct2 = 9))) then
state <= idle;
end if;
end process;




 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

No members online now.

Forum statistics

Threads
473,744
Messages
2,569,484
Members
44,903
Latest member
orderPeak8CBDGummies

Latest Threads

Top