unused signal

Discussion in 'VHDL' started by titi, Mar 9, 2007.

  1. titi

    titi Guest

    When I use a component, is it recommended to connect each signal?
    Is it possible to use the same component, without creating the "unused"
    signal?

    for example:

    entity my_component is
    port(some_input : in std_logic;
    some_output : out std_logic_vector(3 downto 0));
    end my_component;

    ....

    signal unused : std_logic_vector(1 downto 0);
    signal data : std_logic_vector(1 downto 0);
    signal i : std_logic;

    ....

    my_component : my_component
    port map (
    some_input => i,
    some_output(0)=>data(0),
    some_output(1)=>data(1),
    some_output(2)=>unused(0),
    some_output(3)=>unused(1)
    );
     
    titi, Mar 9, 2007
    #1
    1. Advertisements

  2. titi

    titi Guest

    titi a écrit :
    > When I use a component, is it recommended to connect each signal?
    > Is it possible to use the same component, without creating the "unused"
    > signal?
    >
    > for example:
    >
    > entity my_component is
    > port(some_input : in std_logic;
    > some_output : out std_logic_vector(3 downto 0));
    > end my_component;
    >
    > ...
    >
    > signal unused : std_logic_vector(1 downto 0);
    > signal data : std_logic_vector(1 downto 0);
    > signal i : std_logic;
    >
    > ...
    >
    > my_component : my_component
    > port map (
    > some_input => i,
    > some_output(0)=>data(0),
    > some_output(1)=>data(1),
    > some_output(2)=>unused(0),
    > some_output(3)=>unused(1)
    > );


    It looks like it is possible to use the open keyword.

    http://www.xilinx.com/xlnx/xil_ans_...BV_EngineID=ccchaddkfdmfdhgcefeceihdffhdfjf.0

    For exemple:

    my_component : my_component
    port map (
    some_input => i,
    some_output(0)=>data(0),
    some_output(1)=>data(1),
    some_output(2)=>open,
    some_output(3)=>open
    );
     
    titi, Mar 9, 2007
    #2
    1. Advertisements

  3. titi

    weber Guest

    On 9 mar, 12:00, titi <> wrote:
    > titi a écrit :
    >
    >
    >
    > > When I use a component, is it recommended to connect each signal?
    > > Is it possible to use the same component, without creating the "unused"
    > > signal?

    >
    > > for example:

    >
    > > entity my_component is
    > > port(some_input : in std_logic;
    > > some_output : out std_logic_vector(3 downto 0));
    > > end my_component;

    >
    > > ...

    >
    > > signal unused : std_logic_vector(1 downto 0);
    > > signal data : std_logic_vector(1 downto 0);
    > > signal i : std_logic;

    >
    > > ...

    >
    > > my_component : my_component
    > > port map (
    > > some_input => i,
    > > some_output(0)=>data(0),
    > > some_output(1)=>data(1),
    > > some_output(2)=>unused(0),
    > > some_output(3)=>unused(1)
    > > );

    >
    > It looks like it is possible to use the open keyword.
    >
    > http://www.xilinx.com/xlnx/xil_ans_display.jsp?iLanguageID=1&getPageP...
    >
    > For exemple:
    >
    > my_component : my_component
    > port map (
    > some_input => i,
    > some_output(0)=>data(0),
    > some_output(1)=>data(1),
    > some_output(2)=>open,
    > some_output(3)=>open
    > );


    Anf if it's an input you can connect on 0
    some_input => '0',
     
    weber, Mar 9, 2007
    #3
  4. titi wrote:
    > titi a écrit :


    > It looks like it is possible to use the open keyword.
    >
    > http://www.xilinx.com/xlnx/xil_ans_...BV_EngineID=ccchaddkfdmfdhgcefeceihdffhdfjf.0
    >
    >
    > For exemple:
    >
    > my_component : my_component
    > port map (
    > some_input => i,
    > some_output(0)=>data(0),
    > some_output(1)=>data(1),
    > some_output(2)=>open,
    > some_output(3)=>open
    > );


    Hi,
    in VHDL 87 what you describe will work. In VHDL 93 onwards, it is not
    allowed - either the whole vector must be open (disconnected) or all
    elements must be connected,
    regards
    Alan

    Doulos

    --
    Alan Fitch
    (to get my address, remove '_'s, substitute 'lastname', fix 'at')
     
    Alan Peter Fitch, Mar 10, 2007
    #4
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Thomas

    unused bits in signals

    Thomas, Jul 6, 2003, in forum: VHDL
    Replies:
    2
    Views:
    1,246
    Mario Trams
    Jul 6, 2003
  2. Bob

    Re: unused input ports

    Bob, Jul 22, 2003, in forum: VHDL
    Replies:
    1
    Views:
    1,843
    Mario Trams
    Jul 22, 2003
  3. Neil Zanella

    unused wires and VHDL architectures

    Neil Zanella, Oct 20, 2003, in forum: VHDL
    Replies:
    3
    Views:
    1,899
    Peter Molesworth
    Oct 26, 2003
  4. Michael Pronath
    Replies:
    1
    Views:
    1,522
    Diez B. Roggisch
    Jan 3, 2005
  5. Jack Orenstein

    threading.Thread vs. signal.signal

    Jack Orenstein, Sep 18, 2005, in forum: Python
    Replies:
    0
    Views:
    663
    Jack Orenstein
    Sep 18, 2005
  6. Weng Tianxiang
    Replies:
    2
    Views:
    958
    Jonathan Bromley
    Jan 30, 2007
  7. Nicolas Moreau
    Replies:
    9
    Views:
    4,705
  8. dibacco73
    Replies:
    1
    Views:
    901
    joris
    Feb 12, 2009
Loading...