Use verilog component in vhdl bench

[picnanard]

How can i use in same test bench.vhd two IP ::captain:
One IP in vhdl and other IP in verilog,
Perhaps i must be use netlist of verilog IP?
On modelsim and ghdl can I instantiate these IP on vhdl testbench?

Thank you for you answers.
Sorry for my english