Using port map in a process

Discussion in 'VHDL' started by revanthb3000, Nov 10, 2011.

  1. revanthb3000

    revanthb3000

    Joined:
    Nov 10, 2011
    Messages:
    1
    Hi everyone !!
    I'm new to VHDL (read : 1 week experience).

    I was wondering if it was possible to use port map inside a process. I want it to be processed as a sequential statement and not a concurrent statement. Similar to how functions are used in C. Is this possible in VHDL ? If not, is there any other way around ?

    Thanks in Advance :D
     
    revanthb3000, Nov 10, 2011
    #1
    1. Advertising

  2. revanthb3000

    jeppe

    Joined:
    Mar 10, 2008
    Messages:
    348
    Location:
    Denmark
    Well your allowed to write FUNCTION and PROCEDURE in VHDL, but only with the use of sequential statements.

    your welcome
     
    jeppe, Nov 11, 2011
    #2
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Erik Arner
    Replies:
    0
    Views:
    1,313
    Erik Arner
    Nov 2, 2004
  2. py

    Map port to process

    py, Jan 5, 2006, in forum: Python
    Replies:
    2
    Views:
    564
    Mike Meyer
    Jan 5, 2006
  3. rickman

    Using OPEN in port map

    rickman, Jul 17, 2009, in forum: VHDL
    Replies:
    13
    Views:
    5,858
  4. Vindog67

    Port map with if and process

    Vindog67, Oct 12, 2011, in forum: VHDL
    Replies:
    0
    Views:
    990
    Vindog67
    Oct 12, 2011
  5. robstalker

    error using aggregates in port map

    robstalker, Nov 15, 2011, in forum: VHDL
    Replies:
    0
    Views:
    1,112
    robstalker
    Nov 15, 2011
Loading...

Share This Page