VCS simulation for VHDL DUT and Verilog test bench

K

kartikey

Joined
Dec 18, 2007
Messages
1
Reaction score
0
I have VHDL package in file1.vhd. This package is used in DUT file2.vhd. Test bench to test this DUT is developed in verilog (file3.v). I need to simulate it using vcs mix mode simulation. If possible, someone please show me the steps to do the process for vcs-mx.
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Similar Threads

problem mixing vhdl and verilog using tristate 1
Mixed Simulation of Design (VHDL and Verilog) 11
VHDL and System Verilog Assertions 1
Some System Verilog questions 0
(refine question) vhdl and verilog simualtion 1
pass value from system verilog to VHDL (std_logic_vector) 2
simulation and test bench 3
Vhdl Test Bench 0

Members online

Total: 19 (members: 2, guests: 17)
Robots: 211

Forum statistics

Threads
473,764
Messages
2,569,567
Members
45,041
Latest member
RomeoFarnh

Latest Threads

Top