Verilog Code to VHDL Code

P

pplnet

Joined
Dec 4, 2009
Messages
4
Reaction score
0
Hi all,
Need experts here helps on this matter

This is Verilog Code but how to translate into VHDL code?
Code: 
assign out = (|sum[10:8])?8'hff : sum[7:0];
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Similar Threads

vhdl & verilog simulation 4
Verilog to VHDL sobel filter 2
How to instantiate a verilog block inside a VHDL entity? 4
Binary to BCD code understanding 0
Verilog Binary Divider 2
problem mixing vhdl and verilog using tristate 1
code vhdl 1
translating verilog primitive to vhdl 2

Members online

No members online now.
Total: 31 (members: 0, guests: 31)
Robots: 425

Forum statistics

Threads
473,769
Messages
2,569,576
Members
45,054
Latest member
LucyCarper

Latest Threads

Top