verilog testbench fot vhdl ams

A

apurva

hi all,

i want to use the signal values used in RTL verilog testbench to drive
the signals in my vhdl-ams model.
how ca i do this in advanced ms?

can anyone please help?

regards
apurva
 
A

Ajeetha (www.noveldv.com)

hi all,

i want to use the signal values used in RTL verilog testbench to drive
the signals in my vhdl-ams model.
how ca i do this in advanced ms?

can anyone please help?

regards
apurva

If your simulator supports mixed mode simulation, this should be
straight forward. If not you will need to rewrite Verilog TB to VHDL
which shouldn't be that hard either.

Regards
Ajeetha, CVC
www.noveldv.com
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

Forum statistics

Threads
473,744
Messages
2,569,484
Members
44,903
Latest member
orderPeak8CBDGummies

Latest Threads

Top