Neo,
hopefully something concrete around 2007, but thats my guess!
My expectation is that we should see new features standardized
and implemented sometime in 2006.
My Rationale:
The IEEE process is largely controlled by benevolent experts.
The experts make the standards. The vendors then wait to see
what the users are interested in and implement those.
The process in Accellera is a little different.
In Accellera, users set the priorities of what gets done
and what does not get done. Hence, EDA vendors will have
a high degree confidence that the Accellera implemented
features have high user priority and hence may actually
implement them ahead of the standards finalization process
(similar to how they did with System Verilog).
Best Regards,
Jim
--
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Jim Lewis
Director of Training mailto:
[email protected]
SynthWorks Design Inc.
http://www.SynthWorks.com
1-503-590-4787
Expert VHDL Training for Hardware Design and Verification
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~