VHDL and MATLAB

Joined
Feb 27, 2006
Messages
1
Reaction score
0
Hi there,

I would like to know how to enter an input from Simulink to a VHDL model i have.
I have made several simulations but the case here is that my input port of my entity is an array of std_logic_vector. I have used succesfully the Random Number Generator in Simulink as an input to a simple std_logic_vector input port, but i can't find a way to enter an input to an ARRAY of std_logic_vector. Any recommendations?
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Similar Threads


Members online

Forum statistics

Threads
473,733
Messages
2,569,440
Members
44,831
Latest member
HealthSmartketoReviews

Latest Threads

Top