VHDL Case Statement

Joined
Apr 27, 2007
Messages
1
Reaction score
0
Is it possible to have a case statement where it only changes state on the positive edge of the clock? For instance in the statement below, I only want A to be changed on the positive (rising) edge of num.

case (num) is
when '0' =>
A<='0';
when others =>
A<=1;
end case;

For the when lines can I use:
when '0 and event'
or something like that?
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

Forum statistics

Threads
473,764
Messages
2,569,564
Members
45,041
Latest member
RomeoFarnh

Latest Threads

Top